In this paper, the problem of bus-driven floorplanning is addressed. Given 
INTRODUCTION
The floorplanning problem is to plan the positions and shapes of the modules at the beginning of the design cycle to optimize the circuit performance. Interconnect-driven floorplanning is considered to be one of the most important problems in physical design todays. As the complexity of chip design increases, the amount of interconnections between different modules on a chip becomes huge. Bus is a collection of wires, which occupies more spaces than a single wire. Bus routing has become more and more important as the complexity of chip design increases. In order to ease bus routing and avoid unnecessary iterations of the physical design cycle, it would be favourable to incorporate this bus routing problem in the early designing phases.
Bus-driven floorplanning considers the placement of buses. Buses are of different widths and need to go through different sets of modules. Therefore, the positions of the modules will affect the placement of the buses. The objective of the problem is to obtain a bus-routable floorplan such that the area of the chip and the total area of the buses are minimized.
In [2] , the authors tried to enforce the abutment constraint based on the Corner Block List (CBL) representation. They showed that the abutment information of the blocks can be deduced from the CBL representation. By applying this abutment constraint to the sub-modules of a L(T)-shaped block, rectilinear blocks can be placed. However, the blocks on a bus are not necessarily abutted. Thus, their approach cannot be used to solve the bus driven-floorplanning problem.
In [1] , the authors proposed a unified method to handle different kinds of placement constraints, including preplaced constraint, range constraint, boundary constraint, alignment, abutment and clustering constraint, etc. All these constraints were modelled as a collection of "relative placement constraint" and "absolute placement constraint", and were enforced by inserting edges in the constraint graphs. However, this approach is not suitable for bus-driven floorplanning as for a bus, the order in which the blocks are placed is not fixed. Besides, we do not know beforehand whether a bus will be 0-bend, 1-bend, or 2-bend.
Basing on the sequence pair representation, the authors of [4] proposed a method to enforce the alignment constraint and some other performance constraints. Although the alignment constraint mentioned in this paper is not applicable in the bus-driven floorplanning problem, the intuitive idea of deducing the approximate positions of the blocks by looking at the sequence pair is very helpful. In [5] , the authors have made use of this to design an intact algorithm to solve the bus-driven floorplanning problem.
In [5] , the authors aimed at solving the bus-driven floorplanning problem, based on a simulated annealing framework. Each candidate floorplanning solution would be checked in an evaluation step to see if the buses are feasible, i.e., the required set of blocks can be passed through by a 0-bend bus. Sequence pair representation was used. One major drawback of this approach is that, only horizontal and vertical buses are considered and the solution quality will deteriorate if the number of blocks involved in each bus is large. Our proposed algorithm has made a significant improvement over [5] by allowing 0-bend, 1-bend, and 2-bend buses.
In this paper, this bus-driven floorplanning problem will be re-visited. Unlike [5] , our proposed algorithm allows 0-bend, 1-bend, and 2-bend buses. To have a 1-bend bus, one via is used and thus, it can be considered as a 1-via bus. Experimental results have proven that our algorithm can generate solutions with higher quality especially when the number of blocks in each bus is large. For example, if the buses have to go through more than 10 blocks, [5] is not able to generate any solution while our algorithm can still generate solutions of good quality.
The rest of the paper is organized as follows. A formal definition of the problem will be given in Section 2. After that, an algorithm is proposed to solve the problem, and the details will be discussed in Section 3. Experimental results will be presented in Section 4. Finally, a conclusion will be given in Section 5.
PROBLEM FORMULATION
We assume that there are two layers reserved for busrouting, one for placing horizontal buses and the other for vertical buses. The bus-driven floorplanning problem can be defined as follows.
Given the following:
, where each block bi is associated with a width wi and a height hi, where wi, hi ∈ R + .
2. A set of m buses U = {u0, u1, · · · , um−1}, where each bus ui has a width ti, ti ∈ R + , and goes through a set of blocks Bi, Bi ⊆ B.
Our task is to decide the position of each block and the route of each bus, such that all the buses are 0-bend, 1-bend, or 2-bend and each bus ui can go through all its blocks. There should be no overlapping between any two blocks. Besides, as there are only two layers for bus routing, we have to ensure that there is no overlapping between the horizontal (vertical) components of the buses. The goal is to minimize the chip area and the total bus area.
We will define the meaning of "going through" here. For a horizontal component of a bus ui to go through a set of blocks {A, B, C}, the vertical overlapping between the blocks has to be greater than or equal to the bus width ti of ui. An example is shown in Figure 1 . The condition for a vertical component of a bus to go through a set of blocks can be defined similarly.
METHODOLOGY
Simulated annealing (SA) will be used to derive a solution. The candidate solution will be evaluated according to 1)the number of buses it can accommodate, 2)the total area of the buses, and 3)the total area of the floorplan. There are three main steps to evaluate a solution. The first step is to determine the shape of the buses by examining the sequence pair. After that, a bus ordering is found. Finally, the flooplan is realized by calculating the coordinates of the blocks and the buses. Details of each step will be presented in the following sections.
Shape Validation
We can deduce the shape of a bus by looking at the sequence pair representation of the floorplan. As we allow buses of at most two bends, buses that cannot be realized in two bends will be considered as infeasible, and will be excluded from further checking. A penalty will be added for each infeasible bus.
For example, given a sequence pair (F GHICDEAB, ABCDEF GHI), a bus ui that need to go through blocks {D, E, G} can be realized as a 1-bend bus. Another bus uj that need to go through blocks {A, C, D, E, G, H, I} has to be realized as a bus of at least three bends (Figure 2) , and that will be marked as infeasible. The aim of this step is to find out all the infeasible buses, and to determine the shape of each feasible bus.
Given a bus ui that need to go through Bi = {b1, b2, · · · , b k }, we will first extract those blocks in Bi from the sequence pair, without altering their relative positions. For example, if we are checking a bus that goes through blocks {A, B, E} from the sequence pair (ADBCE, EBCAD), we will first extract spi = (ABE, EBA) from the sequence pair. Then, we will work on spi to check whether ui can be realized as a 0-bend, 1-bend, or 2-bend bus one after another.
0-Bend Bus Checking
A 0-bend bus is actually a horizontal bus or a vertical bus. For a bus ui to be 0-bend, the orders of the blocks in the two sequences of spi have to be either the same (horizontal bus) or reversed (vertical bus). Let (α, β) be the sequence pair of spi, α and β are in reversed order if α = β R , where X R is the reverse of string X. For example, given a sequence pair (DEF ABC, ABCDEF ) and a bus u0 that has to go through the blocks {A, B, C}, the first step is to extract the corresponding blocks from the sequence pair: sp0 =(ABC, 
ABC).
As the blocks appear in the same order in both sequences, it can be concluded that u0 can be realized using a 0-bend horizontal bus. For another bus u1 that has to go through the blocks {C, F }, the extracted sp1 is (F C, CF ).
As the blocks appear in reversed order in the two sequences, it can be realized using a 0-bend vertical bus. This example is illustrated in Figure 3 .
1-Bend Bus Checking
1-bend bus is also called L-shaped bus. For a bus to be 1-bend, a necessary condition is that it consists of one vertical component and one horizontal component. This can be checked easily by identifying the longest common subsequence (LCS) in spi first, and then check if the remaining blocks (after removing the blocks in the LCS) in the two sequences are in reversed order.
We have to identify the longest common subsequence to form the horizontal component of an L-shaped bus. It must be the LCS but not any common subsequence in spi because if taking the longest common subsequence as the horizontal component fails to form a valid L-shape, taking any other shorter subsequences will also fail. Let l1 be the longest common subsequence of spi and l2 be another common subsequence of shorter length. We can analyze the situation by looking at the two different cases. The first case is that l2 is not a substring of l1. Then, a valid L-shape can never be formed with l2 as the horizontal component because there exist at least two blocks n1 and n2 which are in l1 but not in l2, and these two blocks must be in left-right relationship with each other. This implies two separate horizontal components and thus, a valid L-shape cannot be formed. Another case is that l2 is a substring of l1. Choosing l2 as the horizontal component may prevent a valid L-shape to be formed as those blocks in l1 must be in left-right relationship with each other. Therefore, we will pick the longest common subsequence as the horizontal component.
If there exist more than one longest common subsequence l1 and l3, picking either one of them will be the same. Let's consider the three different cases according to the number of blocks in l1 but not in l3. The first case is that there exist more than one blocks in l1 but not in l3 (i.e., there exist more than one blocks in l3 but not in l1). Then, the blocks in l1 but not in l3 will form a horizontal component, and the blocks in l3 but not in l1 will also form another horizontal component. Thus, a valid L-shape cannot be formed no matter which one we pick. The second case is that there is only one block x that is in l1 but not in l3 (i.e., there is also another block y that is in l3 but not in l1), and that block appears in the middle of l1, i.e., x is neither the first nor the last block in l1. Note that the position of x in l1 In this case, a T-shape, which is invalid, will be formed if we take l1 as the horizontal component, as y will be in upper-lower relationship with x. Notice that we cannot take l3 as the horizontal component neither in this second case for a similar reason. The last case is that there is only one block x that is in l1 but not in l3, and that x is the first block or the last block of l1.
A valid 1-bend shape may be formed as x can participate in the vertical component and act as a 'joint' of the two components. In the last case, picking either l1 and l3 will be the same. In the following steps, we will regard the first and the last block of the longest common subsequence as in the vertical component and will keep them for checking whether the vertical component is on the left or on the right of the horizontal component.
Note that even if a bus is consisted of one vertical component and one horizontal component only, there are still several possibilities. The blocks may be in T-shape or +-shape which we consider as invalid. Let {a0, a1, · · · , ax} be the set of blocks that form the vertical component, and {b0, b1, · · · , by} be the set of blocks that form the horizontal component. If there exists a block bi that has to be on the left of aj for some j ∈ {0, 1, · · · , x}, and a block b k that has to be on the right of a l for some l ∈ {0, 1, · · · , x}, this bus is in T-shape (or ⊥-shape or +-shape) and is invalid. If there exists a block ai that has to be on top of bj for some j ∈ {0, 1, · · · , y}, and a block a k that has to be at the bottom of b l for some l ∈ {0, 1, · · · , y}, this bus is in -shape (or -shape or +-shape) and is also invalid.
Let's look at an example. Given a sequence pair (DEF ABC, ABCDEF ) and a bus u3 that has to go through the blocks {A, B, C, D}, the first step is to extract the corresponding blocks sp3 from the sequence pair, which is (DABC, ABCD). As it failed the 0-bend checking, the next step is to check if it can be realized as a 1-bend bus. The LCS of sp3 is ABC, ABC will then be taken as the horizontal component of u3 and B will be removed from sp3. Then we have to check whether the remaining block D can form a vertical component with the block A or C. As the blocks A and D appear in reversed order in sp3, AD is regarded as the vertical component of u3 (Note that C and D also appear in reversed order and we can choose either A and D or C and D). After checking, u3 is classified as a valid 1-bend bus. This example is illustrated in Figure 4 .
Let's look at another example. given the same sequence pair (DEF ABC, ABCDEF ) and another bus u4 that has to go through the blocks {A, B, E, F }, we first extract the corresponding blocks sp4 from the sequence pair, which is (EF AB, ABEF ). The LCS is AB or EF . As there exist more than one longest common subsequence and there are more than one different symbols between them, it is not a valid 1-bend bus and will proceed to the 2-bend checking. This example is illustrated in Figure 5 .
In this 2-bend checking, some buses may be identified to be T-shaped but we will not mark it as infeasible yet since it may form a valid 2-bend bus by adjusting the positions of some blocks. An example is illustrated in Figure 6 .
2-Bend Bus Checking
If the bus is found to be neither 0-bend nor 1-bend, we will check whether it is a 2-bend bus. There are several kinds of 2-bend buses, Z-shape, mirrored Z-shape, C-shape, or mirrored C-shape. There will be two horizontal (vertical) components and one vertical (horizontal) component in the bus, denoted by HVH and VHV respectively. Assuming the case of HVH, we will first identify the vertical component of the bus. Let the extracted sequence pair spi of bus ui be (α, β), where α and β are strings of blocks. The vertical component can be found by finding the longest common subsequence in (α, β R ), where β R denotes the reverse of the string β.
Similar to 1-bend checking, the first block and the last block of the longest common subsequence will be kept for horizontal component checking. Besides, we have to pick the longest common subsequence but not any other subsequence, and if there are more than one longest common subsequences, picking any one of them will do. The argument is similar to that in 1-bend checking.
After identifying the vertical component, we will classify the remaining blocks of the bus into different relationships with the vertical component. For example, block A from the bus (ABCDEF, F EDABC) will be classified as in the set Upper, as A is on top of all the blocks in the vertical component. On the other hand, block F will be classified as in the set Lower, as F is below all the blocks in the vertical component. We can deduce these relationships easily from the sequence pair. There are totally eight position sets that are defined in a similar fashion, 1)Upper, 2)UpperLeft, 3)Left, 4)LowerLeft, 5)Lower, 6)LowerRight, 7)Right, and 8)UpperRight.
There are four valid shapes for the case of HVH: Z-shape, mirrored Z-shape, C-shape, and mirrored C-shape. In or- der to form a valid shape, some of the position sets have to be emptied. For example, to form a mirrored Z-shape, there should be no block on the upper-left and lower-right of the vertical component. Thus, the sets UpperLeft and LowerRight have to be emptied. The blocks in the set Upper, UpperRight, and Right will form one horizontal component, and the blocks in the set Lower, LowerLeft, and Left will form another horizontal component. Details are shown in Figure 7 . The last step is to check both horizontal components to ensure that the blocks in each component can indeed align horizontally, i.e., the blocks appear in the same order in both sequences of spi.
The shape validation step for 0-bend, 1-bend, and 2-bend buses can be incorporated into one whole process. The overall algorithm is shown in Figure 8. 
Bus Ordering
In this step, we aim at determining an ordering between the valid buses, and removing those that have conflicts with some other buses. For example, given a sequence pair (CADB, ACBD), block C has to be placed above block A according to the order in the sequence pair, so any horizontal bus that goes through block C has to be placed above any horizontal bus that goes through block A. This kind of constraint is called bus ordering constraint.
However, some ordering constraints may be contradictory to each other. An example is shown in Figure 11 . In this example, block A is on the left of block B according to the sequence pair, so any vertical bus that goes through A has to be placed on the left of any vertical bus that goes through block B. Block C is also on the left of block D and thus, any vertical bus that goes through C has to be placed on the left of any vertical bus that goes through block D. Problem will occur if there exists two 2-bend buses ui and uj , where a vertical component of ui has to go through block A and block D, and a vertical component of uj has to go through block B and block C. These two vertical components have to be placed on the left hand side of each other, which is contradictory. This step aims at removing the least number of buses such that the remaining buses do not have any conflict with each other. For simplicity, our discussion is limited to the horizontal components of the buses, where the case for the vertical components can be derived similarly.
Assuming that there are two layers reserved for bus routing, one layer is used to place horizontal buses while the other for vertical buses. We only need to consider constraints between horizontal components and constraints between vertical components separately. For 1-bend or 2-bend buses, we will first break them down into two and three 0-bend components respectively before checking the ordering constraints (Figure 12) .
For horizontal buses, we use a graph G = (V, E) to determine whether all the ordering constraints can be satisfied. Each vertex in V represents a 0-bend component, and 
As some of the buses cannot be placed at the same time, our aim in this step is to remove the least number of buses such that all the remaining buses can be placed. Besides, we aim at finding an ordering for the buses, in a bottomup (left-right) fashion such that all the remaining buses can be placed one after another successfully according to that order. To do so, we have to examine the graph G h . If contradiction exists, cycle presences. So the first step is to check whether cycles exist in G h . If there are cycles, we want to remove the least number of nodes (buses) to make the graph acyclic. However, this Node-Deleting Problem is proven to be NP-complete [5] . Our heuristic to solve the problem is to keep on removing the node with the highest degree (in-degree plus out-degree), until the graph is acyclic.
Assume that a 2-bend bus ui is broken into three 0-bend components u1, u2, and u3, where u1 and u3 are horizontal and u2 is vertical. When processing the horizontal buses, a graph G h is built. If u1 is selected to be removed in order to make G h acyclic, u3 in the horizontal graph and u2 in the vertical graph have to be removed as well. It is obvious that we should not keep partial bus components in the solution, if some parts of the bus are already marked as invalid.
In some cases, bending can help resolving conflicts in the ordering constraint graph. An example is shown in Figure 14. In the example ui and uj are horizontal buses that contradict to each other. Changing ui from 0-bend to 1-bend can resolve the conflict without removing any bus from the graph. However, this technique of adding bends to a bus can only be used for buses that are 0-bend or 1-bend originally, so that one more bend can be added to resolve the conflict by the method illustrated in Figure 14 .
After obtaining an acyclic graph, an ordering of the buses can be obtained from a topological order of G h . will be computed first. Then, the position of ui will be calculated by performing some basic alignment steps between the blocks that ui goes through. These basic alignment steps for horizontal buses are shown in Figure 15 . An example is shown in Figure 16 . After doing the basic alignment steps, we will check if ui overlaps with any previously placed bus. If so, ui will be moved up and the coordinate yu i will be updated. If ui is moved up, we need to check all its blocks again to ensure that ui goes through them. We may need to move some of them up in some cases.
Floorplan Realization

BASIC ALIGNMENT H (int
i) 1 ymax ← max{y k : u i goes through block k} 2 FOR all blocks j u i goes through 3 I Fymax + t i -h j > y j 4 y j ← ymax + t i -h j 5 END
Simulated Annealing
Simulated Annealing (SA) is used to search for a solution. In this section, the set of moves and the cost function used in the SA will be discussed.
Moves
To change from one candidate solution to another, we use two operations, swap and rotate.
1. Swap is to exchange the positions of two blocks in either the first sequence or the second sequence. This can be done in constant time.
2. Rotate is to exchange the block height with the block width. This can be done in constant time.
Cost Function
As mentioned before, the aim of the problem is to 1)accommodate all the buses, 2)minimize the total area of the buses, and 3)minimize the area of the floorplan. Bus area is included in the cost function as bus is actually a collection of wires, and it will be favorable to have the total bus area (interconnect resources) as small as possible. Thus, the cost function is defined as follows.
where A is the chip area, B is the total bus area, and I is the number of invalid bus, and α, β, and γ are parameters that can be specified by the users. can still generate solution with high quality (with average dead space of 1.8% only). We can see that our algorithm can obtain much better results than [5] . As their approach allows only 0-bend bus, it is very difficult to accommodate several buses that go through many blocks.
SUMMARY
In this paper, an algorithm to solve the bus-driven floorplanning problem is proposed, allowing 0-bend, 1-bend, and 2-bend buses. Experimental results show that our approach is very effective. The presence of 1-bend and 2-bend buses is important especially when the number of blocks that a bus goes through is large. It is difficult to find a solution if only 0-bend bus is allowed in those cases. 
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